A flip chip component is a silicon chip mounted to a substrate with the active area facing the substrate. This paper presents the results of an investigation into the relationship between a number of important material properties and geometric parameters on the thermal-mechanical fatigue reliability of a standard flip chip design and a flip chip design with the use of microvias. Computer modeling has been used to analyze the mechanical conditions of flip chips under cyclic thermal loading where the Coffin-Manson empirical relationship has been used to predict the life time of the solder interconnects. The material properties and geometry parameters that have been investigated are the Young’s modulus, the coefficient of thermal expansion (CTE) of the underfill, the out-of-plane CTE $CTEz$ of the substrate, the thickness of the substrate, and the standoff height. When these parameters vary, the predicted life-times are calculated and some of the features of the results are explained. By comparing the predicted lifetimes of the two designs and the strain conditions under thermal loading, the local CTE mismatch has been found to be one of most important factors in defining the reliability of flip chips with microvias. [S1043-7398(00)01203-2]

1.
Frear, D. R., 1991, “Thermalmechanical Fatigue in Solder Materials,” Solder Mechanics, A State of Art Assessment, TMS, pp. 191–237.
2.
Darveaux, R., and Banerji, K., 1995, “Reliability of PBGA Assembly,” Ball Grid Array Technology, McGraw-Hill, New York, NY, pp. 379–442.
3.
Dieter, G. E., 1988, Mechanical Metallurgy, McGraw-Hill, NY.
4.
Dudek, R., Nylen, M., Schubert, A., Michel, B., and Reichl H., 1997, “An Efficient Approach to Predict Solder Fatigue Life and its Application to SM- and Area Array Components,” Proceedings of the 1997 Electronic Components and Technology Conference, pp. 462–471.
5.
Frear, D., Morgan, H., Burchett, S., and Lau, J. H., eds., 1994, The Mechanics of Solder Alloy, Chapman and Hall.
6.
Popelar, S. F., 1997, “A Parametric Study of Flip Chip Reliability Based on Solder Fatigue Modelling,” Twenty First IEEE/CPMT International Electronics Manufacturing Technology Symposium, pp. 299–307.