Microprocessors continue to grow in capabilities, complexity, and performance. Microprocessors typically integrate functional components such as logic and level two cache memory in their architecture. This functional integration of logic and memory results in improved performance of the microprocessor. However, the integration also introduces a layer of complexity in the thermal design and management of microprocessors. As a direct result of functional integration, the power map on a microprocessor is typically highly nonuniform, and the assumption of a uniform heat flux across the die surface has been shown to be invalid post Pentium II architecture. The active side of the die is divided into several functional blocks with distinct power assigned to each functional block. Previous work (Kaisare et al., 2005, “Thermal Based Optimization of Functional Block Distributions in a Non-Uniformly Powered Die,” InterPACK 2005, San Francisco, CA, Jul. 17–22) has been done, which includes numerical analysis and thermal based optimization of a typical package consisting of a nonuniformly powered die, heat spreader, thermal interface materials I and II, and the base of the heat sink. In this paper, an analytical approach to temperature distribution of a first level package with a nonuniformly powered die is carried out for the first time. The analytical model for two-layer bodies developed by Haji-Sheikh et al. (2003, “Steady-State Heat Conduction in Multi-Layer Bodies,” Int. J. Heat Mass Transfer, 46(13), pp. 2363–2379) is extended to this typical package, which is a multilayer body. The solution is to begin by designating each surface heat flux as a volumetric heat source. An inverse methodology is applied to solve the equations for various surfaces to calculate the maximum junction temperature for a given multilayer body. Finally validation of the analytical solution is carried out using previously developed numerical model.

1.
Goh
,
T. J.
,
Amir
,
A. N.
,
Chiu
,
C. -P.
, and
Torresola
,
J.
, 2001, “
Novel Thermal Validation Metrology Based on Non-Uniform Power Distribution for Pentium(R) III Xeon™ Cartridge Processor Design With Integrated Level Two Cache
,”
51st Electronic Components and Technology Conference
, pp.
1181
1186
.
2.
Albers
,
J.
, 1995, “
An Exact Recursion Relation Solution for the Steady-State Surface Temperature of a General Multilayer Structure
,”
IEEE Trans. Compon., Packag. Manuf. Technol., Part A
1070-9886,
18
(
1
), pp.
31
38
.
3.
Kokkas
,
A. G.
, 1972, “
Analysis and Design of Electrothermal Integrated Circuits
,” Ph.D. thesis, MIT, Cambridge.
4.
Goh
,
T. J.
, 2002, “
Thermal Methodology for Evaluating the Performance of Microelectronic Devices With Non-Uniform Power Dissipation
,”
Fourth Electronics Packaging Technology Conference
, pp.
312
317
.
5.
Gektin
,
V.
,
Zhang
,
R.
,
Vogel
,
M.
,
Xu
,
G.
, and
Lee
,
M.
, 2004, “
Substantiation of Numerical Analysis Methodology for CPU Package With Non-Uniform Heat Dissipation and Heat Sink With Simplified Fin Modeling
,”
9th Thermal and Thermomechanical Phenomena in Electronic Systems
,
1
, pp.
537
542
.
6.
Sikka
,
K. K.
, 2005, “
An Analytical Temperature Prediction Method for a Chip Power Map
,”
Semiconductor Thermal Measurement and Management Symposium
, pp.
161
166
.
7.
June
,
M. S.
, and
Sikka
,
K. K.
, 2002, “Using Cap-Integral Standoffs to Reduce Chip Hot-Spot Temperatures in Electronic Packages,” 8th Thermal and Thermomechanical Phenomena in Electronic Systems, San Diego, CA, pp.
173
178
.
8.
Zhiping
,
Yu.
,
Yergeau
,
D.
,
Dutton
,
R. W.
,
Nakagawa
,
S.
, and
Deeney
,
J.
, 2001, “
Fast Placement-Dependent Full Chip Thermal Simulation
,” Proceedings of International Symposium on VLSI Technology, Systems, and Applications, Taipei, Taiwan, pp.
249
252
.
9.
Mahajan
,
R.
,
Nair
,
R.
, and
Wakharkar
,
V.
, 2002, “
Emerging Directions for Packaging Technologies
,”
Intel Technol. J.
1535-864X,
Q2
, pp.
65
75
.
10.
Haji-Sheikh
,
A.
,
Beck
,
J. V.
, and
Agonafer
,
D.
, 2003, “
Steady-State Heat Conduction in Multi-Layer Bodies
,”
Int. J. Heat Mass Transfer
0017-9310,
46
(
13
), pp.
2363
2379
.
11.
Kaisare
,
A.
,
Agonafer
,
D.
,
Haji-Sheikh
,
A.
,
Chrysler
,
G.
, and
Mahajan
,
R.
, 2005, “
Thermal Based Optimization of Functional Block Distributions in a Non-Uniformly Powered Die
,”
InterPACK 2005
, San Francisco, CA, Jul. 17–22.
12.
Kaisare
,
A.
,
Agonafer
,
D.
,
Haji-Sheikh
,
A.
,
Chrysler
,
G.
, and
Mahajan
,
R.
, 2006, “
Design Rule for Minimizing Thermal Resistance in a Non-Uniformly Powered Microprocessor
,”
Semiconductor Thermal Measurement and Management Symposium, 2006 IEEE 22nd Annual IEEE
, Mar. 14–16, pp.
108
115
.
13.
Kaisare
,
A.
,
Agonafer
,
D.
,
Haji-Sheikh
,
A.
,
Chrysler
,
G.
, and
Mahajan
,
R.
, 2006, “
Approximate Analytical Model for a First Level Package With Non-Uniformly Powered Die
,”
International Mechanical Engineering Congress and Exposition
, Chicago, IL, Nov. 5–10.
14.
Kaisare
,
A.
,
Agonafer
,
D.
,
Haji-Sheikh
,
A.
,
Chrysler
,
G.
, and
Mahajan
,
R.
, 2007, “
Development of Analytical Model to a Temperature Distribution of a First Level Package With Non-Uniformly Powered Die
,”
International Mechanical Engineering Congress and Exposition
, Seattle, WA, Nov. 11–15.
15.
ANSYS WORKBENCH (10.0), Reference Manual.
You do not currently have access to this content.